Multi-Standard Transceiver for NRZ Serial Communication up to 14Gbps

Simone Erba
May, 2012
Multi-Standard Transceiver Highlights

- 32nm CMOSLP technology.
- Single 1V analog supply.
- 0.45mm x 1.3mm SerDes form factor.
- 1.25 to 14.025Gbit/s data rate.
- 220mW power consumption at 14.025Gbit/s.
- More than 22dB channel losses at Nyquist frequency.
- Adaptive 4 taps half rate DFE.
- Programmable 7 taps transmitter FIR.
The full transceiver macro consists of one or more TX/RX ports in parallel called data slices receiving a common low jitter high frequency clock running at half of the data rate from a common distribution line.

This clock bus is fed by a common clock generation slice in charge of synthesizing the high frequency clock from a reference one in the range of 50 to 350MHz.
Clock Generation and Distribution

- Two LC VCOs centered respectively at 4.85GHz and 6.25GHz cover a 3.75 to 7.5GHz tuning range:
  - automatic VCO frequency band search to limit the range of the analog tuning voltage.
- 8 phases, required by RX and TX phase interpolators, generated by injection locking the DS 4 stages ring VCO.
- the appropriate control voltage is generated inside the CS through a ring VCO replica closed in a PLL locked to a divided version of the LC PLL HSCK.
Data Slice Overview

- RX → 1:20 DES.
- RX AFE → signal equalized, re-timed and de-multiplexed.
- RX DIG → clock recovery algorithm, analog blocks calibration-adaptation engine and eye and bathtub analysis.
- TX → 20:1 SER
- FIR logic.
- RX/TX serial and parallel loopback for test and debug.
Receiver Linear Chain

- Wide band 100Ω input matching network.
- 0 to 1V accepted input common mode both AC and DC coupling.
- 6 stages analog Feed Forward Equalizer:
  - Programmable DC gain in 8 steps from -4 to 4dB, accepted input data amplitude from 0.4 to 1.2Vppd.
  - Programmable frequency boost in 8 steps from 0 to 16dB at 7GHz peaking frequency.
Clock and Data Recovery Architecture

- 3 sampling and de-multiplexing paths

- Primary DATA path in charge of bit decision, provides info to the clock & data recovery.
- 4 taps DFE enhances data recovery equalization capability.
- Clock recovery EDGE path samples data transition and provides info to the clock recovery.
- EYE monitor path: sampler with programmable threshold and phase provides info to DFE adaptation and internal eye monitoring.
- Half-rate DFE correction: the signal and the corrections summing node split in 2 paths $\rightarrow$ odd and even bits.

- The 2 paths alternatively provide the DFE corrected bits and transitions to be sampled with the proper edges of CKDATA and CKEDGE.

- Minimum first taps feedback delay by taking them after the first latches.
Output Driver

- T-coil compensation network to mitigate the effect of the pad and ESD protection parasitic capacitance on return loss.

- The driver amplitude is programmable in 8 steps from 400mV to 1Vppd.

- 5.5mVppd LSB DAC of 180 current-switched elementary cells, divided in 7 groups.

- Each group independently driven by one of the 7 FIR cursors.
FIR settings

- Highly re-configurable hardware: the groups of elements can be moved from one cursor to the other one according to the maximum allocated weights respecting the limitation of 180 total elementary cells.

<table>
<thead>
<tr>
<th>Cursor #</th>
<th>C₁</th>
<th>C₀</th>
<th>C₁</th>
<th>C₂</th>
<th>C₃</th>
<th>C₄</th>
<th>C₅</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max weight per cursor</td>
<td>15</td>
<td>180</td>
<td>75</td>
<td>45</td>
<td>15</td>
<td>15</td>
<td>15</td>
</tr>
</tbody>
</table>

- Typical 3 taps FIR configuration:
  - Fully compliant to the 802.3ap-KR (10GKR) standard.
  - Up to 9dB of de-emphasis.
  - 350mVppd of minimum DC amplitude.

<table>
<thead>
<tr>
<th>Cursor #</th>
<th>C₁</th>
<th>C₀</th>
<th>C₁</th>
<th>C₂</th>
<th>C₃</th>
<th>C₄</th>
<th>C₅</th>
</tr>
</thead>
<tbody>
<tr>
<td>Typical KR configuration</td>
<td>15</td>
<td>120</td>
<td>45</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Serializer Architecture
Link and Transmitter Performance

- The transceiver operates from 1.25Gbit/s to 14.025Gbit/s, supporting links with more than 22dB channel loss at Nyquist frequency, keeping additional 0.3UI of extrapolated eye opening @ 1E-17 BER measured by the internal bathtub feature.

- Transmitted eye opening at 14.025Gbit/s after 1.5” FR4:
  - eye aperture 0.8UI
  - eye amplitude 0.8Vppd
Receiver Performance

- Stressed eye analysis @ 14Gbit/s:
  - 18” FR4 channel → 22dB loss at 7GHz
  - 0.3UI of extra jitter injected: 65% random and 35% periodic.

- Sinusoidal jitter tolerance performance VS CEI compliance mask.